

10072 U.S. PRO
10/023910
12/18/01

JCE1089

P

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM 10023910	FILING DATE 12/18/2001	CLASS 438	SUBCLASS 0	GAU 2825	EXAMINER V. Y. J. K. W.
**APPLICANTS: Solomon Glenn; Miller David; Ueda Tetsuzo;					
**CONTINUING DATA VERIFIED: yes VY THIS APPLICATION IS A DIV OF 09/293,620 04/10/1999					
BEST AVAILABLE COPY					
**FOREIGN APPLICATIONS VERIFIED:					
PG-PUB DO NOT PUBLISH <input type="checkbox"/> RESCIND <input type="checkbox"/>					
Foreign priority claimed <input type="checkbox"/> yes <input checked="" type="checkbox"/> no				ATTORNEY DOCKET NO.	
35 USC 119 conditions met <input type="checkbox"/> yes <input checked="" type="checkbox"/> no				CBL-104/DIV	
Verified and Acknowledged Examiners's Initials					
TITLE : Dual process semiconductor heterostructures					

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
		Total Claims 12	Print Claim for O.G. 1
ISSUE FEE		DRAWING	
Amount Due	Date Paid	Sheets Drwg. 5	Figs. Drwg. 8
		Print Fig. 46	
<input type="checkbox"/> TERMINAL DISCLAIMER		Application Examiner	
		PREPARED FOR ISSUE	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.			

FILED WITH:

☐ DISK (CRF)

☐ CD-ROM

(Attached in pocket on right inside flap)